:: Join Mailing List  ::  Home  :: Contact Us    
| About Us | Jobs | Clients | Candidates | Free Resume Evaluation l
Senior Logic Engineer - TX

 

The Senior Custom Circuit Designer will deliver high performance and low power custom circuit modules including SRAMs, Register Files and data path components. The candidate will design custom macro blocks, lead mask designers/junior circuit engineers and help setup design methodology of custom macro blocks.

 

The key objective of this role is to deliver competitive library cells, components and hard macro blocks using advanced custom circuit implementation technology to achieve challenging performance, power and area goals. This role will involve hands-on responsibility and technical leadership in custom macro block design.

 

There are multiple opportunities available.

 

Duties & Resp.    

bullet

Deliver high quality library cells, components and custom macro blocks

bullet

Work on problems and/or tasks in delivery of a final output

bullet

Provide solutions to a wide range of challenging technical problems

bullet

Provide technical leadership for the circuit design team and mentor junior engineers

bullet

Guide layouts and supervise layout engineers

bullet

Communicate with team members on spec definition of custom blocks and technical issues

bullet

Develop and oversee the circuit design flows and improve design methodology

bullet

Interface with test engineers and perform silicon debugging

bullet

Document custom block designs and prepare design reviews at multiple design milestones throughout tapeout

 

Background/Experience    

bullet

MSEE and 7 -10 years of relevant experience required (or equivalent education and experience)

bullet

At least 7 years of design experience in full-custom blocks (SRAM/RF/datapath blocks)

bullet

Extensive hands-on experience with: high-speed CMOS circuit design, such as full custom circuit design with static and dynamic circuit styles for SRAM, Register Files, and data path components; and high performance library cell development for CPU cores

bullet

Expertise in backend chip design flows (EMIR/Noise/PDV), tools and overall methodologies including circuit margin

bullet

Solid experience leading circuit designers and demonstrating excellent engineering judgment

bullet

Solid knowledge of deep submicron process and circuit design issues, design for manufacturability, and reliability issues

bullet

Hands-on experience:
bullet

with statistical analysis using Monte Carlo simulation

bullet

designing and delivering from specifications to final GDS

bullet

using industry standard tools for schematic capture, simulation, verification, etc.

bullet

using Perl, TCL, Shell, and other script languages

bullet

 

Necessary Skills/Attributes Required:

bullet

Good understanding of the layout techniques, issues in developing a compact layout, DRC ERC and LVS issues

bullet

Ability to solve problems on custom circuit design issues

bullet

Excellent communication and interpersonal skills

bullet

Ability to clearly and precisely communicate design changes to colleagues

bullet

Ability to work effectively in a production environment

bullet

Flexible and adaptable to challenging schedule

 

Desired:  

bullet

Good understanding of DFT and DFM

bullet

Hands-on experience with standard cell characterization

bullet

Experience working in multi-cultural environments

If you meet the above requirements please send an email to tstipe@austinprosearch.com. Please include your industry experience and contact information, or attach your Word resume. Your information will remain confidential.


Click here to return to the Jobs page

 Results on a "Hire" Level

Copyright ⓒ [2007] [www.austinprosearch.com]. All rights reserved